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Abstract. The path to exascale high-performance computing (HPC)
poses several challenges related to power, performance, resilience, pro-
ductivity, programmability, data movement, and data management. In-
vestigating the performance of parallel applications at scale on future ar-
chitectures and the performance impact of dierent architecture choices
is an important component of HPC hardware/software co-design. Simu-
lations using models of future HPC systems and communication traces
from applications running on existing HPC systems can oer an insight
into the performance of future architectures. This work targets technol-
ogy developed for scalable application tracing of communication events
and memory proles, but can be extended to other areas, such as I/O,
control ow, and data ow. It further focuses on extreme-scale simulation
of millions of Message Passing Interface (MPI) ranks using a lightweight
parallel discrete event simulation (PDES) toolkit for performance eval-
uation. Instead of simply replaying a trace within a simulation, the ap-
proach is to generate a benchmark from it and to run this benchmark
within a simulation using models to reect the performance characteris-
tics of future-generation HPC systems. This provides a number of bene-
ts, such as eliminating the data intensive trace replay and enabling sim-
ulations at dierent scales. The presented work utilizes the ScalaTrace
tool to generate scalable trace les, the ScalaBenchGen tool to gener-
ate the benchmark, and the xSim tool to run the benchmark within a
simulation.
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1 Introduction
This decade is projected to usher in the period of exascale computing with the
advent of systems of up to one billion tasks and possibly as many cores. Scaling
applications to such levels poses signicant challenges that cannot be met with
current hardware technologies. To assess the requirements for exascale hardware
platforms and to gauge the potential of novel technologies, hardware simula-
tion plays an important role in exascale projections. Signicant challenges exist
even at the single node level, the network interconnect and at the system levelwhen trying to orchestrate the execution of such extensive numbers of cores as
projected for exascale. Hardware simulators are vital in assessing the potential
of dierent approaches under these challenges. Yet, these simulators need to
be subjected to realistic application workloads that originate in the HPC realm.
Currently, no such realistic workloads derived from large-scale HPC applications
exist. This reduces simulation to studies of micro-kernels and assessment of peak
metrics (bandwidth/latencies) without any notion of sustained application per-
formance.
2 Overall Goal
This eort is targeted at alleviating the shortcomings of current hardware sim-
ulation practice by developing a universal skeleton generation capability that
accurately reects communication workloads for large-scale HPC codes.
The objective of this work is to complement the xSim simulator from Oak
Ridge National Laboratory (ORNL) with benchmark generation capabilities.
To this end, the following approach has been taken:
1. ScalaBenchGen from North Carolina State University (NCSU) has been ex-
tended to auto-generate source code suitable for evaluation under xSim.
2. We have combined the ScalaBenchGen and xSim capabilities for sample HPC
benchmarks/applications.
3 Our Prior Work and Related Work
Our work builds on ScalaTrace, an MPI tracing toolkit with aggressive and
scalable trace compression. ScalaTrace's compression can result in trace le sizes
orders of magnitude smaller than previous approaches or, in some cases, even
near constant size regardless of the number of nodes or application run time [4].
ScalaTrace collects communication traces using the proling layer of MPI
(PMPI) [1] through Umpire [7] to intercept MPI calls during application execu-
tion. On each node, proling wrappers trace all MPI functions, recording their
call parameters, such as source and destination of communications, but without
recording the actual message content.
ScalaTrace performs two types of compression: intra node and inter node.
For the intra node compression, the repetitive nature of timestep simulation in
parallel scientic applications is used. Intra-node compression is performed on-
the-y within a node. Further, the inter-node merge exploits the homogeneity
in behavior across dierent processes running the application due to the HPC-
prevalent single-program-multiple-data (SPMD) programming style. Inter-node
compression is performed across nodes by forming a radix tree structure among
all nodes and sending all intra-node compressed traces to respective parents in
the radix tree. At the parent, the respective trace representations are merged,
reduced and then compressed exploiting domain-specic properties of MPI. Once
propagated to the root of the radix tree, this results in a single compressed tracele capturing the entire application execution across all nodes. The compression
algorithms are discussed in detail in other papers [5,6].
As a result of these techniques, ScalaTrace produces near constant size traces
by applying pattern based compression. It uses extended regular section descrip-
tors (RSD) to record the participating nodes and parameter values of multiple
calls to a single MPI routine in the source code across loop iterations and nodes in
a compressed manner [2]. Power-RSDs (PRSD) recursively specify RSDs nested
in a loop [3].
Another important feature of ScalaTrace is the time preservation of captured
traces. Instead of recording absolute timestamps, the tool records delta time of
computation duration between adjacent communication calls. During RSD for-
mation, instead of accumulating exact delta timestamps, statistical histogram
bins are utilized to concisely represent timing details across the loop. These bins
are comprised of statistical timing data (minimum, maximum, average and stan-
dard deviation). ScalaTrace records histograms of delta times for each instance
of a particular computation, i.e., distinguishing disjoint call paths by separate
histogram instances.
We also developed ScalaExtrap, a trace extrapolation tool [9]. It contributes
a set of algorithms and techniques to extrapolate a trace of a large-scale execu-
tion of an application from traces of several smaller runs. We further developed
a probabilistic replay capability based on approximate matching of communi-
cation events and parameters across nodes [11]. This technique reduces trace
sizes for non-SPMD codes where lossless compression techniques fail. For large-
scale applications with non-SPMD or ARM-based communication patterns, such
techniques could also be employed for single-node replay in the future. Another
interesting direction would be to assess if receiver message content can also be
replayed in a probabilistic manner for a subset of messages and, if so, how to
automatically identify such messages.
Most relevant to this project is the ScalaBenchGen work [8]. It contributes
an automated approach to the creation of communication benchmarks. Given
an MPI application, we utilize ScalaTrace to obtain a single trace le of an HPC
application run that reects the behavior of all nodes. The trace subsequently
expanded to C source code by a novel code generator. This resulting benchmark
code is compact, portable, human-readable, and accurately reects the original
applications communication characteristics and runtime characteristics. Experi-
mental results demonstrate that generated source code of benchmarks preserves
both the communication patterns and the wallclock time behavior of the original
application. Such automatically generated benchmarks not only shorten the tran-
sition from application development to benchmark extraction but also facilitate
code obfuscation, which is essential for benchmark extraction from commercial
and restricted applications.4 Design and Implementation
We have complemented ORNL's xSim simulator with benchmark generation
capabilities. To this end, ScalaBenchGen from NCSU was extended to auto-
generate source code suitable for evaluation under xSim. The xSim simulator al-
ready has ample network topology support. ScalaBenchGen complements these
capabilities with the ability to extract communication benchmark skeletons from
actual HPC runs of applications. These skeletons include timings for computa-
tional parts and actual MPI communication calls. We have combined the Scal-
aBenchGen and xSim capabilities for sample HPC benchmarks/applications.
Timings for the computational part have been enhanced to allow adaptation
with respect to future (exascale) architectures. This co-design exploration sup-
ports the research path toward exascale.
Our initial version of ScalaBenchGen [8] is based on the rst version of Sca-
laTrace [5] which produces lossless constant size traces for Single Program,
Multiple Data (SPMD) parallel applications. ScalaTrace-2 [10] enhances the
base version to achieve better compression for Multiple Program, Multiple Data
(MPMD) parallel applications. ScalaTrace-2 is redesigned in every aspect such
that data elements in trace are elastic and self explanatory. Because of these
changes ScalaBenchGen is incompatible with the trace format produced by
ScalaTrace-2. Hence, we have redesigned the ScalaBenchGen tool to generate
benchmarks from traces of
HPC application 
with MPI 
communication
ScalaTrace
Benchmark 
Generator
Application 
Trace
Communication 
Benchmark
 (C /w MPI calls)
Fig.1. Benchmark Generation Workow
As shown in Figure 1, the application is linked with the ScalaTrace library
to produce a trace le. The benchmark generator takes this trace le as an input
and outputs the benchmark program. The benchmark generator can be run
on a standalone machine. For every event present in trace, corresponding MPI
event code is generated. Each event in the trace is reected with its parameters
and also the time elapsed between current and previous events. The benchmark
generator introduces a sleep for the corresponding delta time before the event.
This allows the wall clock time of the benchmark program to closely resemble
that of the original application. Generated benchmarks can be combined with
xSim, ORNL's extreme scale network interconnect simulator, for evaluation. 0
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Fig.2. Timing accuracy of dierent benchmarks
5 Early Results
ARC, a cluster with 1728 cores on 108 compute nodes, 32 GB memory per
node and a QDR Inniband Interconnect is used for evaluating our benchmark
generator. Benchmarks are generated for the IS and FT codes of the NAS parallel
benchmark suite (NPB v3.3). Generated benchmark runtimes are compared to
the execution time of the original code's execution time.
Execution times of both the original application and the generated bench-
marks are similar for the FT benchmark (see Figure 2(a)). The maximum error
is 10% for FT while 30% maximum error is observed for IS (see Figure 2(b)).
The higher error for IS is due to replacement of MPI Alltoallv by MPI Alltoall
within the tracing framework, which allows a more concise trace representation
(at the expense of accuracy). Figure 2(c) compares the execution times of the
original code and generated benchmark on both ARC and a simulated ARC en-
vironment using xSim. Currently, xSim is not supporting a fat tree conguration,
which is the topology of ARC. Hence, a fat tree is loosely approximated via a
star topology. This could be the reason for the dierences in observed execution
times but is subject to further investigation, as is the evaluation of more NPB
codes.6 Conclusions
This work has demonstrated the capability to utilize ScalaTrace to generate
concise and near lossless scalable communication traces to drive HPC archec-
tural simulations. The resulting traces are transformed by ScalaBenchGen into
a benchmark code. This code is subsequently fed into xSim to run the bench-
mark within a simulation environment. Ongoing work focuses on handling more
benchmarks during the generation process and novel simulation techniques to
handle exascale size workloads.
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